Power MOSFET

1 Amp, 20 Volts, P-Channel TSOP-6

Features

- Ultra Low R_{DS(on)}
- Higher Efficiency Extending Battery Life
- Miniature TSOP-6 Surface Mount Package
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Applications

• Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

MAXIMUM RATINGS (T_{.J} = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
nating	Syllibol	value	Olik
Drain-to-Source Voltage	V_{DSS}	-20	V
Gate-to-Source Voltage - Continuous	V _{GS}	±8.0	V
Thermal Resistance Junction-to-Ambient (Note 1) Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C - Pulsed Drain Current (T _p < 10 µS)	R _{θJA} P _d I _D	244 0.5 -1.65 -10	°C/W W A A
Thermal Resistance Junction-to-Ambient (Note 2) Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C - Pulsed Drain Current (T _p < 10 µS)	R _{θJA} P _d I _D	128 1.0 -2.35 -14	°C/W W A A
Thermal Resistance Junction-to-Ambient (Note 3) Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C - Pulsed Drain Current (T _p < 10 µS)	R _{θJA} P _d I _D	62.5 2.0 -3.3 -20	°C/W W A A
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Maximum Lead Temperature for Soldering Purposes for 10 Seconds	T _L	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Minimum FR-4 or G-10 PCB, operating to steady state.
- Mounted onto a 2" square FR-4 board (1 in sq, 2 oz. Cu. 0.06" thick single sided), operating to steady state.
- 3. Mounted onto a 2" square FR-4 board (1 in sq, 2 oz. Cu. 0.06" thick single sided), t < 5.0 seconds.




ON Semiconductor®

http://onsemi.com

1 AMPERE 20 VOLTS

 $R_{DS(on)} = 90 \text{ m}\Omega$


P-Channel



MARKING DIAGRAM & PIN ASSIGNMENT



TSOP-6 CASE 318G STYLE 1



PT = Specific Device Code

M = Date Code* ■ Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation may vary depending upon manufacturing location.

ORDERING INFORMATION

Device	Package	Shipping [†]
NTGS3441T1G	TSOP-6 (Pb-Free)	3000 / Tape & Reel
NVGS3441T1G	TSOP-6 (Pb-Free)	3000 / Tape& Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) (Notes 4 & 5)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		-	-	-	-	<u> </u>
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = -10 μA)		V _{(BR)DSS}	-20	_	_	Vdc
Zero Gate Voltage Drain Current		I _{DSS}	- -	- -	-1.0 -5.0	μAdc
Gate-Body Leakage Current (V _{GS} = -8.0 Vdc, V _{DS} = 0 Vdc)		I _{GSS}	-	-	-100	nAdc
Gate-Body Leakage Current (V _{GS} = +8.0 Vdc, V _{DS} = 0 Vdc)		I _{GSS}	-	-	100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \mu Adc)$		V _{GS(th)}	-0.45	-1.05	-1.50	Vdc
Static Drain–Source On–State Resistance (V_{GS} = -4.5 Vdc, I_D = -3.3 Adc) (V_{GS} = -2.5 Vdc, I_D = -2.9 Adc)		R _{DS(on)}	- -	0.069 0.117	0.090 0.135	Ω
Forward Transconductance $(V_{DS} = -10 \text{ Vdc}, I_D = -3.3 \text{ Adc})$		9FS	-	6.8	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	480	-	pF
Output Capacitance	$(V_{DS} = -5.0 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	-	265	-	pF
Reverse Transfer Capacitance	,	C _{rss}	-	100	-	pF
SWITCHING CHARACTERISTICS						
Turn-On Delay Time		t _{d(on)}	ı	13	25	ns
Rise Time	$(V_{DD} = -20 \text{ Vdc}, I_D = -1.6 \text{ Adc},$	t _r	ı	23.5	45	ns
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc}, R_g = 6.0 \Omega$	t _{d(off)}	-	27	50	ns
Fall Time		t _f	-	24	45	ns
Total Gate Charge		Q _{tot}	ı	6.2	14	nC
Gate-Source Charge	$(V_{DS} = -10 \text{ Vdc}, V_{GS} = -4.5 \text{ Vdc}, I_{D} = -3.3 \text{ Adc})$	Q_{gs}	ı	1.3	-	nC
Gate-Drain Charge	- ,	Q_{gd}	_	2.5	-	nC
BODY-DRAIN DIODE RATINGS						
Diode Forward On-Voltage	$(I_S = -1.6 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	_	-0.88	-1.2	Vdc
Diode Forward On-Voltage	$(I_S = -3.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	-	-0.98	-	Vdc
Reverse Recovery Time	$(I_S = -1.6 \text{ Adc}, dI_S/dt = 100 \text{ A/}\mu\text{s})$	t _{rr}	-	30	60	ns

Indicates Pulse Test: P.W. = 300 μsec max, Duty Cycle = 2%.
 Handling precautions to protect against electrostatic discharge are mandatory.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL ELECTRICAL CHARACTERISTICS




-V_{GS,} GATE-TO-SOURCE VOLTAGE 6 QT (STJOV) **←** Q_{gs} <u>→</u> Q_{gd} $V_{DD} = -20 \text{ V}$ $I_D = -3.3 \text{ A}$ 2 $T_J = 25^{\circ}C$ 0 0 2 4 6 8 Q_g, TOTAL GATE CHARGE (nC)

VOLTAGE (VOLTS)

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

Figure 7. Capacitance Variation






Figure 9. Gate Threshold Voltage Variation with Temperature

Figure 10. Diode Forward Voltage vs. Current

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 11. Single Pulse Power





Figure 12. Normalized Thermal Transient Impedance, Junction-to-Ambient

PACKAGE DIMENSIONS

TSOP-6 CASE 318G-02 ISSUE V



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D
- AND E1 ARE DETERMINED AT DATUM H.
 5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.


	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.01	0.06	0.10	
b	0.25	0.38	0.50	
С	0.10	0.18	0.26	
D	2.90	3.00	3.10	
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.85	0.95	1.05	
L	0.20	0.40	0.60	
L2	0.25 BSC			
M	0°	_	10°	

- STYLE 1: PIN 1. DRAIN 2. DRAIN

 - 3. GATE 4. SOURCE

 - 6. DRAIN

RECOMMENDED **SOLDERING FOOTPRINT***



DIMENSIONS: MILLIMETERS

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for suspecific may which the failure of the SCILLC product could create a sixting when the failure of the SCILLC product could create a sixting when the failure of the SCILLC product could create a sixting when the representation when the second content of the scill of the SCILLC product could create a sixting when the second content of the scill of t surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.