N-Channel Power MOSFET 600 V, 3.6 Ω

Features

- Low ON Resistance
- Low Gate Charge
- ESD Diode-Protected Gate
- 100% Avalanche Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

ABSOLUTE MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	NDF	NDD	Unit
Drain-to-Source Voltage	V_{DSS}	600		٧
Continuous Drain Current R _{θJC}	I _D	3.1 2.6 (Note 1)		Α
Continuous Drain Current $R_{\theta JC}$ $T_A = 100^{\circ}C$	I _D	2.9 (Note 1)	1.65	Α
Pulsed Drain Current, V _{GS} @ 10 V	I _{DM}	12	10	Α
Power Dissipation $R_{\theta JC}$	P_{D}	27	61	W
Gate-to-Source Voltage	V _{GS}	±30		V
Single Pulse Avalanche Energy, I _D = 3.0 A	E _{AS}	100		mJ
ESD (HBM) (JESD 22-A114)	V _{esd}	3000		V
RMS Isolation Voltage (t = 0.3 sec., R.H. ≤ 30%, T _A = 25°C) (Figure 17)	V _{ISO}	4500		٧
Peak Diode Recovery (Note 2)	dv/dt	4.5		V/ns
Continuous Source Current (Body Diode)	I _S	3.0		Α
Maximum Temperature for Soldering Leads	TL	260		°C
Operating Junction and Storage Temperature Range	T _J , T _{stg}	–55 to 150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Limited by maximum junction temperature
- 2. $I_{SD} = 3.0 \text{ A}$, di/dt $\leq 100 \text{ A/}\mu\text{s}$, $V_{DD} \leq BV_{DSS}$, $T_{J} = +150^{\circ}\text{C}$




ON Semiconductor®

www.onsemi.com

V _{DSS}	R _{DS(on)} (MAX) @ 1.2 A		
600 V	3.6 Ω		

N-Channel





NDF03N60ZG, NDF03N60ZH TO-220FP CASE 221AH



NDD03N60Z-1G IPAK CASE 369D



NDD03N60ZT4G DPAK CASE 369AA

MARKING AND ORDERING INFORMATION

See detailed ordering and shipping information on page 7 of this data sheet.

THERMAL RESISTANCE

Parameter			Value	Unit
Junction-to-Case (Drain)	NDF03N60Z NDD03N60Z	$R_{ heta JC}$	4.7 2.0	°C/W
Junction-to-Ambient Steady State	(Note 3) NDF03N60Z (Note 4) NDD03N60Z (Note 3) NDD03N60Z-1	$R_{ hetaJA}$	51 40 80	

^{3.} Insertion mounted

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)


Characteristic	Test Conditions		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					-	-	-
Drain-to-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 1 mA		BV _{DSS}	600			V
Breakdown Voltage Temperature Co- efficient	Reference to 25°C, $I_D = 1 \text{ mA}$		$\Delta BV_{DSS}/ \Delta T_{J}$		0.6		V/°C
Drain-to-Source Leakage Current	V _{DS} = 600 V, V _{GS} = 0 V	25°C 150°C	I _{DSS}			1 50	μΑ
Gate-to-Source Forward Leakage	V _{GS} = ±20 V	<u> </u>	I _{GSS}			±10	μΑ
ON CHARACTERISTICS (Note 5)							
Static Drain-to-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 1.2 \text{ A}$	A	R _{DS(on)}		3.3	3.6	Ω
Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 50 μ	4	V _{GS(th)}	3.0	3.9	4.5	V
Forward Transconductance	V _{DS} = 15 V, I _D = 1.5 A	A	9FS		2.0		S
DYNAMIC CHARACTERISTICS							
Input Capacitance (Note 6)	V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz		C _{iss}	248	312	372	pF
Output Capacitance (Note 6)			C _{oss}	30	39	50	
Reverse Transfer Capacitance (Note 6)			C _{rss}	4	8	12	
Total Gate Charge (Note 6)			Qg	6	12	18	nC
Gate-to-Source Charge (Note 6)			Q_{gs}	1.5	2.5	4	
Gate-to-Drain ("Miller") Charge (Note 6)	$V_{DD} = 300 \text{ V}, I_D = 3.0 \text{ V}$ $V_{GS} = 10 \text{ V}$	А,	Q_{gd}	3	6.1	9	
Plateau Voltage			V _{GP}		6.4		V
Gate Resistance			Rg		6.0		Ω
RESISTIVE SWITCHING CHARACTERI	STICS						
Turn-On Delay Time			t _{d(on)}		9		ns
Rise Time	V _{DD} = 300 V, I _D = 3.0 A	Α,	t _r		8		7
Turn-Off Delay Time	V_{DD} = 300 V, I_{D} = 3.0 A, V_{GS} = 10 V, R_{G} = 5 Ω		t _{d(off)}		16		
Fall Time			t _f		10		
SOURCE-DRAIN DIODE CHARACTER	ISTICS (T _C = 25°C unless oth	erwise note	ed)				
Diode Forward Voltage	I _S = 3.0 A, V _{GS} = 0 V		V_{SD}			1.6	V
Reverse Recovery Time	$V_{GS} = 0 \text{ V}, V_{DD} = 30 \text{ V}$ $I_{S} = 3.0 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		t _{rr}		265		ns
Reverse Recovery Charge			Q _{rr}		0.9		μС

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


^{4.} Surface mounted on FR4 board using 1" sq. pad size, (Cu area = 1.127 in sq [2 oz] including traces).

^{5.} Pulse Width ≤ 380 μs, Duty Cycle ≤ 2%.
6. Guaranteed by design.

TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS




700 $T_{J}^{1} = 25^{\circ}C$ 650 $V_{GS} = 0 V$ f = 1 MHz 600 550 CAPACITANCE (pF) 500 450 400 350 C_{iss} 300 250 200 Ú 150 100 Coss 50 0 0 5 15 20 25 30 35 40 45 50 V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Drain-to-Source Leakage Current versus Voltage

Figure 8. Capacitance Variation





10.0 (V) T_J = 150°C 1.0 1.0 1.0 1.0 1.0 1.0 0.1 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1... V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 10. Resistive Switching Time Variation versus Gate Resistance

Figure 11. Diode Forward Voltage versus Current

TYPICAL CHARACTERISTICS




Figure 12. Maximum Rated Forward Biased Safe Operating Area NDD03N60Z

Figure 13. Maximum Rated Forward Biased Safe Operating Area NDF03N60Z




Figure 14. Thermal Impedance (Junction-to-Case) for NDD03N60Z




Figure 15. Thermal Impedance (Junction-to-Ambient) for NDD03N60Z




Figure 16. Thermal Impedance (Junction-to-Case) for NDF03N60Z




Figure 17. Isolation Test Diagram

Measurement made between leads and heatsink with all leads shorted together.


*For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ORDERING INFORMATION

Order Number	Package	Shipping [†]
NDF03N60ZG	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDF03N60ZH	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDD03N60Z-1G	IPAK (Pb-Free, Halogen-Free)	75 Units / Rail
NDD03N60ZT4G	DPAK (Pb-Free, Halogen-Free)	2500 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


MARKING DIAGRAMS




PACKAGE DIMENSIONS


TO-220 FULLPACK, 3-LEAD

CASE 221AH **ISSUE F**









ALTERNATE CONSTRUCTION

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.

 3. CONTOUR UNCONTROLLED IN THIS AREA.

 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.13 PER SIDE. THESE DIMENSIONS ARE TO BE MEASURED AT OUTERMOST EXTREME OF THE PLASTIC BODY.


 5. DIMENSION DE DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WOTH INCLUDING PROTRUSION SHALL NOT EXCEED 2.00.


 6. CONTOURS AND FEATURES OF THE MOLDED PACKAGE BODY MAY VARY WITHIN THE ENVELOP DEFINED BY DIMENSIONS A1 AND H1 FOR MANUFACTURING PURPOSES.

	MILLIMETERS			
DIM	MIN	MAX		
Α	4.30	4.70		
A1	2.50	2.90		
A2	2.50	2.90		
b	0.54	0.84		
b2	1.10	1.40		
С	0.49	0.79		
D	14.70	15.30		
Е	9.70	10.30		
е	2.54 BSC			
H1	6.60	7.10		
L	12.50	14.73		
L1		2.80		
Ρ	3.00	3.40		
Q	2.80	3.20		

PACKAGE DIMENSIONS

IPAK CASE 369D ISSUE C






- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INC	HES	MILLIM	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.35	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
E	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.090	BSC	2.29 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.350	0.380	8.89	9.65	
R	0.180	0.215	4.45	5.45	
S	0.025	0.040	0.63	1.01	
٧	0.035	0.050	0.89	1.27	
Z	0.155		3.93		

PACKAGE DIMENSIONS

DPAK (SINGLE GUAGE)

CASE 369AA ISSUE B




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES.
- THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
E	0.250	0.265	6.35	6.73	
е	0.090 BSC		2.29 BSC		
Н	0.370	0.410	9.40	10.41	
L	0.055	0.070	1.40	1.78	
L1	0.108 REF		2.74 REF		
L2	0.020	BSC	0.51	BSC	
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Z	0.155		3.93		

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the interpretability are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was neg

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative